Optimizing PCB layout for GaN transistors
The fast switching speed of GaN transistors brings various advantages ranging from higher efficiency to power density but can make PCB layout more challenging.
For years, the standard solution has been to slow down the switching speed of power devices, coming at the cost of increased power consumption and reduced efficiency. Obviously, this solution is no longer ideal.
The Top 10 recommendations for PCB layout optimization at a glance
https://www.infineon.com/cms/en/product/promopages/gan-pcb/
Detailed PDF
As a global semiconductor leader in power systems and IoT, we enable game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT.
We make life easier, safer, and greener. Together with our customers and partners. For a better tomorrow.
In the 2023 fiscal year (ending 30 September), Infineon reported revenue of more than €16 billion with a workforce of some 58,600 people worldwide.
2023
Optimizing PCB Layout for HV GaN Power Transistors
Abstract:
Printed circuit board (PCB) layout has been an integral aspect of power electronic design since the first switching power supplies appeared more than 40 years ago. Regardless of the transistor technology, the parasitic impedances added to the circuit by the PCB layout must be understood and managed for the circuit to function correctly, reliably, and without causing undue electromagnetic interference (EMI).
Published in: IEEE Power Electronics Magazine ( Volume: 10, Issue: 2, June 2023)
Page(s): 65 - 78
Date of Publication: 28 June 2023
https://ieeexplore.ieee.org/document/10167536
No comments:
Post a Comment